This paper describes an evaluation of a 16 Amplitude-Phase-Shift-Keying (16APSK) direct Radio Frequency (RF) signal processing transceiver designed to make reconfigurable communication equipment smaller and more efficient. An experiment board made for the evaluation mainly comprised Field-Programmable Gate Array (FPGAs) for modulation and demodulation, an A/D converter, and a D/A converter. Evaluation of 750 Mbps and 16APSK confirmed that making the transceiver's Intermediate Frequency (IF) signal processing part less complex enables device scale to be substantially reduced while keeping performance equal to that obtained with conventional digital communication technology. To reduce the number of conversion steps and obtain our destination frequency in the L band, the modulation portion uses a bandpass filter (BPF) to select an aliasing component with a 1.5 GHz sampling frequency. In the same way, the demodulation portion uses direct under-sampling technology to sample the L-band using a signal with a 1.5GHz sampling frequency. An amplitude equalizer inside the transceiver avoids the bit error rate (BER) degradation caused by linear amplitude distortion at the aliasing frequency range of the sampling frequency response in the L band. As a result we succeeded keeping good performance compared with the IF band loopback test using no conversion.
Introduction
Advanced demonstration experiments of satellites are expected in the field of space and earth observation and in the construction of an infrastructure for space communications. Performing such experiments requires using onboard communications equipment for small experimental satellites.
A high carrier frequency for broadband needs a high margin for rainfall. Therefore, reconfigurable communication equipment (RCE) that can flexibly change the communication system to enable it to adapt to precipitation in orbit after launching is being planned for applications such as the SmartSat-1 project [1]- [2] .
As a means of downsizing RCE while keeping high performance, we have designed a direct RF signal processing transceiver for performance evaluation. Considering the current availability of commercial devices, we produced the prototype board for L band operations. To enhance its performance, the board has functions for achieving highly efficient modulation, 16 Amplitude-Phase-Shift-Keying (16APSK) capability, and a data rate as high as 750 Mbps.
The frequency conversion feature of the board's A/D converter and D/A converter enable direct Radio Frequency (RF) signal processing to be achieved. In the board's modulator portion, the Intermediate Frequency (IF) band test signal generates aliasing components in the L band after the signal is sampled by the D/A converter. Therefore, the required L band components can be extracted by a bandpass filter (BPF). Similarly, in the demodulator portion, the D/A converter under-samples modulation signals in the L band and outputs IF band signals [3] . This direct RF signal processing is made possible by comparing the bit error rate (BER) of the converter's own signals in the IF band with that of the aliasing signals in the L band.
Trial Model of Direct RF Processing Transceiver

Configuration of direct RF processing prototype
The circuit configuration of our direct RF processing prototype is shown in Fig. 1 .
We selected 16APSK modulation, which requires a smaller operation amplifier output back-off than 16QAM. The circuit's two bit rate modes (normal rate mode: 200 Mbps, high rate mode: 750 Mbps) can be switched by replacing the bandwidth of analog BPFs. In addition, a loopback test in the L band to evaluate the digital processing performance can be performed simply by switching the BPFs in the L band with the low-pass filters (LPFs) in the IF band. Fig. 2 depicts the prototype. The functions of the modulator and demodulator portions are described in detail in the next two subsections. 5 MHz, then a rmal rate mod ude response o Fig. 3 
2.3.
Demodulator portion This subsection describes the functions of the DEM FPGA and BER FPGA in the demodulator portion.
The applied RF signal is directly A/D converted with a sampling frequency of 1.5 GHz and input into the DEM FPGA.
In the normal rate mode (200 Mbps), a signal of 1.28 GHz is sampled with 1.5 GHz herein; this is referred to as "under-sampling". A 220 MHz signal is then regenerated as a component after the A/D conversion. It is multiplied as complex data with 375 MHz at a half-band filter (HBF), and then a 155 MHz 16APSK signal is regenerated. This signal is demodulated and then the original PN signals are extracted. A similar process is used at the high rate mode (750 Mbps). A Costas loop technique is adopted as a carrier recovery processing method. We used a PN-code self-synchronization technique to measure the BER for each of the four PN streams in the BER FPGA.
Because the A/D converter has a linear frequency amplitude, which becomes sharper as bandwidth is expanded, an equalizer is used inside the DEM FPGA to compensate for this in the same way as is done in the modulation process.
Simulation
Before evaluating the prototype, we evaluated 16APSK modulation through IF band (375 MHz) simulation. We simulated BER characteristics using white noise as a parameter γ (R2/R1: refer to Fig. 5 ) for three types of γ (γ=2.57, 2.73205, 3.15). The γ values of 2.57 and 3.15 are in accordance with the DVB-S2 standard. Since the use of a 2.73205 value for γ (A and B are the same length in Fig. 5 ) provides the best BER characteristic (see Fig. 6 ) and good balance for each channel, we adopted 16APSK (γ=2.73205) in our prototype design. We also evaluated the prototype compared with the BER average obtained in this simulation (14 dB@1E-05; refer to Fig. 6 ). 
Performance Evaluation
Spectrum analysis
We used a spectrum analyzer to observe the output signals from the modulator portion of the prototype. Figs. 7-8 show the spectrums.
From Fig. 7 , it was confirmed that the maximum spurious level is -70 dB less than that of signals within the range of ± 500 MHz from the 1280 MHz center frequency. (With no modulation the signal level is -6.25 dBm.) Fig. 8 shows a comparison of the signal spectrum with and without the equalizer in the MOD FPGA. It is confirmed that the insertion of the equalizer altered the frequency characteristics of the D/A converter and the amplifier to be taken into account in setting the coefficient. The spectrum of the normal rate mode (200 Mbps) shows that the equalizer compensates for the primary slope (p-p 3 dB) of the modulated signal to a flat slope (refer to Fig. 8(a) ). The spectrum of the high rate mode (750 Mbps) also shows the equalizer compensates for the primary slope (p-p 8 dB) to a flat slope (refer to Fig. 8(b) ). at the modulator and 4 dB at the demodulator. This leads to the conclusion that the effect of the equalizer is significant. Group delay distortion of a BPF is a possible reason for the degradation in the case of wider band signals. Fig. 12 shows the circuitry of a conventional S-band transponder modulator and demodulator.
Application with Conventional Transponder
In the modulator portion, the baseband IF signal is converted to an S band signal with a double conversion technique via a 480 MHz IF signal. In the demodulator portion, the incoming signal is twice converted into a baseband IF signal and input to the digital signal processing section. Changing from double to single conversion by omitting one conversion step (refer to Fig. 13 ) reduces the mass transponder footprint by 30%. If the two conversion steps are omitted and the signal is output directly to the S-band (refer to Fig. 14) , the mass transponder footprint will be reduced by more than 50%. 
Conclusion
We evaluated a trial transceiver unit that enables direct 16APSK digital signal processing of an RF signal in an attempt to design an improved and more compact on-board demodulator. An L band RF signal is generated as a test signal in the modulator portion and subjected to an under-sampling technique in the receiver portion through the use of an A/D converter and demodulation processing in an FPGA. The possibility of downsizing equipment was demonstrated through the use of a technique that combines simultaneous processing of sampling and frequency conversion. It was also demonstrated that the use of a digital equalizer that takes the frequency response characteristics in the L band into consideration enables the unit to have the same bit error rate (BER) performance as conventional equipment.
Considering the current procurement status of devices, we performed the evaluation at the L band. Thinking latest trend of device speed performance, a direct processing at S band should be possible. Therefore, the evaluation results are applicable to S band systems, not only for on-board equipment but also for ground communication equipment. Additionally it would be an effective technology for manufacturing cost reduction, performance unification and anti-aging degradation of analog portion.
